From 522f98fc205d112897360fa90bbbef268aa66f48 Mon Sep 17 00:00:00 2001
From: uvok cheetah
Date: Sun, 14 Jun 2026 19:08:38 +0200
Subject: Use auto-series

---
 _posts/2025-12-26-fpga-dev-board.md | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

(limited to '_posts/2025-12-26-fpga-dev-board.md')

diff --git a/_posts/2025-12-26-fpga-dev-board.md b/_posts/2025-12-26-fpga-dev-board.md
index 7bb0280..4522928 100644
--- a/_posts/2025-12-26-fpga-dev-board.md
+++ b/_posts/2025-12-26-fpga-dev-board.md
@@ -5,9 +5,10 @@ lang: en
 categories: tech
 date: 2025-12-26 16:31 +0100
 description: "Showing off my FPGA dev board."
+series: Verilog
 ---
 
-{% include series_verilog.md %}
+{% include series.md %}
 
 For quite some time now, I wanted to experiment with FPGAs. As it is,
 there's lack of time, energy and motivation. And, also for me, the
-- 
cgit v1.2.3