summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
31 hoursAdd quick-and-dirty serial/parallel convertersuvok
33 hoursdebounce_tb: Add assertiinsuvok
33 hoursmake: Add flags to iveriloguvok
support g2012 for assertions
34 hoursAdd questionuvok
34 hoursdebounce: Increment clk_count in else blockuvok
34 hoursUse triple-equal for equalityuvok
34 hoursAdd comment/docuuvok
34 hoursAdd working toggle implementationuvok
34 hoursdocuuvok
35 hoursdebounde: implementuvok
using params
36 hoursprepare debounceruvok
36 hoursAdd template filesuvok
36 hoursmake: make yosys-dep quit, add nextpnr_optsuvok
36 hoursUpdate READMEuvok
38 hoursImprove testbenchuvok
use for loops / always blocks. specify timescale.
38 hoursdd first version of testbenchuvok
39 hoursAdd simulation targetsuvok
39 hoursmakefile: centralize nextpnr argsuvok
also, get roid ofPROGRAM variable
2 daysNote that led_toggle is a bouncy variantuvok
2 daysUse variables for device and familyuvok
2 daysAdd clock constraints fileuvok
2 daysled: rename vars to make more senseuvok
2 daystoggl: Fix state of 5fth LEDuvok
2 daysAdd error for "used but no driver"uvok
2 daysAdd working LED exampleuvok
3 daysyosys: Use less specialized regex for erroruvok
3 daysQuestionsuvok
3 daysMake conflicting drivers an erroruvok
3 daysUse yosys for dep generation after alluvok
3 daysWrite my own dep resolve scriptuvok
3 daysRemove explicit synth and deps ruleuvok
explicit rule prevents it from being an intermediate file
3 daysmakefile: Finally fix makefiles?uvok
3 daysmakefile: Try fix dep ruleuvok
3 daysMassiely reorganize makefileuvok
- intermediate targets - helper targets - automatic deps file
3 daysFix flash target to use PROGRAM variableuvok
3 daysAdd non-working LED exampleuvok
3 daysUse localparam for divisoruvok
3 daysDocument clock frequvok
3 daysadd show commanduvok
3 daysadd readmeuvok
3 daysclkdiv: output must be a registeruvok
3 daysDon't write to persistant flashuvok
3 daysAdjst Makefileuvok
- add dependency - Make PROGRAM variable
3 daysMake clock divider separate moduleuvok
4 daysWrite placed and routed SVGsuvok
4 daysUse patternuvok
4 daysAdd FPGA basicsuvok