index
:
fpga-exper
main
FPGA experiments
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Collapse
)
Author
21 hours
Print finish message in the top
uvok
21 hours
Use control flow for halting
uvok
21 hours
Show ROM, hide ALU
uvok
21 hours
Remove "offset" variable
uvok
21 hours
Add third assembler example
uvok
21 hours
Use sync output for ROM
uvok
21 hours
CPU: Annotate unconnected pin
uvok
21 hours
Remove rando int
uvok
21 hours
Mark to-store registers
uvok
21 hours
ui: don't halt early (refresh UI)
uvok
21 hours
get rid of complicated format specifiers
uvok
21 hours
ui: Fix x/y
uvok
21 hours
comb_mem: Use async data o
uvok
21 hours
Add second example
uvok
21 hours
mem: Add async data output
uvok
21 hours
comb_mem: Test when output occurs
uvok
21 hours
cmake: Gen compile commands
uvok
21 hours
computer: get rid of i
uvok
21 hours
properly use cmake as mentioned in the docs
uvok
21 hours
Utilize cbreak mode
uvok
22 hours
fix olde makefile
uvok
22 hours
Add paused state, print help
uvok
fix separate "wait for feedback"
22 hours
Rename functions
uvok
22 hours
Improve Cmake file
uvok
use proper scoping and package finding.
22 hours
Move finish into UI
uvok
22 hours
Move around stuff, split UI
uvok
22 hours
Add cmake build for verilator
uvok
22 hours
Dumpfile on VERILATOR
uvok
get rid of VERILATE
22 hours
Ignore build dir
uvok
23 hours
Ignore compiled python stuff
uvok
23 hours
Reorganize cpp files
uvok
37 hours
dias: Only return halt for simplified
uvok
45 hours
Fixup order/break point
uvok
45 hours
don't draw / refresh UI after a halt
uvok
45 hours
sim: Properly display results
uvok
since halt somehow erases everything directly at the falling egde (WTF?), make two ticks per instructions, and display before and after eval.
47 hours
example: Make sure state is shown
uvok
47 hours
ignore clangd cache file
uvok
47 hours
main: Write tracefile
uvok
47 hours
verilator: Enable tracing
uvok
47 hours
Implement halting
uvok
47 hours
Docu
uvok
47 hours
Add WIP hack ALU
uvok
3 days
Add assembler exampel
uvok
3 days
bit 14 unset (w/ 15 set) = illegal ins
uvok
3 days
simu: longer simu, stop condition
uvok
3 days
ncur: print instruction across whole line
uvok
erasing previous contens
3 days
Add LLM assembler
uvok
3 days
make: Unified makefile
uvok
3 days
move stuff around
uvok
3 days
Extract UI drawing
uvok
[next]