summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
13 daysFix testbenchuvok
13 daysfizzbuzz: Fix testbenchuvok
also, remove testing output
13 daysled_tgl_bounce:Fix testbenchuvok
same aswith the others
13 daysled_toggle: Use edge timing, logicuvok
13 daysp2s2p: Fix testbenchuvok
iverilog syntax error (needs space) timing use logic,
13 daysmy_mem: Use nededge for timinguvok
13 daysp2s: Fix test benchuvok
use negedge timing
13 dayss2p: Fix testbenchuvok
needed data valid signal
13 daysmake: shut up gtkwaveuvok
2025-12-29Add fucked test benchuvok
2025-12-29mem: Add debug for iveriloguvok
2025-12-29Fix fifo using memory, fix test benchuvok
2025-12-29make,verilator: Use 4 make jobsuvok
2025-12-29Add memoryuvok
2025-12-29make: make verilator quietuvok
2025-12-29Shut up verilators timescale warningsuvok
2025-12-29fifo :Split in blocksuvok
2025-12-29fifo: r/w/address logicuvok
2025-12-29fifo: try implement r/w logicuvok
2025-12-29fifo: Count bytesuvok
2025-12-28Add a p2s2p test enchuvok
2025-12-28p2s: Check if bits are correctuvok
2025-12-28s2p: count read bytesuvok
no idea for what purpose.
2025-12-28p2s: Add valid output signaluvok
2025-12-28Add parameter to s2puvok
2025-12-28add fifouvok
2025-12-28make: Add rules for verilator simulationuvok
2025-12-28makefile: specify dumpfile on cmdlineuvok
2025-12-28tb: Add dumpfilename macrouvok
2025-12-28Add edge testuvok
2025-12-27lint testbenchesuvok
param instantiation
2025-12-27veri: Fix linting errorsuvok
- use instantiation parameter instead of defparam - avoid duplicate name (module/output)
2025-12-27Add verilator lintinguvok
2025-12-27p2s: Always use correct shift widthuvok
2025-12-27p2s: rewrite logicuvok
split blocks. Better separate counting/sending logic.
2025-12-27p2s: Testbench all numsuvok
2025-12-27Re-iterate par2seruvok
2025-12-27fizzbuzz: Add another test outputuvok
2025-12-27Implement fizzbuzzuvok
2025-12-26p2s: Fix logic and reset initializationuvok
also, don't use blocking assignments
2025-12-26p2s: Rename input, improve latencyuvok
start clock out data right away.
2025-12-26Add questionuvok
2025-12-26continue complaininguvok
2025-12-26Make sense to s2p test benchuvok
2025-12-26ser2par: Fix bit order!uvok
2025-12-26template: Move dumpfile to topuvok
2025-12-26Complain about timinguvok
2025-12-26Testbench: turn send bit offuvok
2025-12-26Add quick-and-dirty serial/parallel convertersuvok
2025-12-26debounce_tb: Add assertiinsuvok