summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
5 dayseater: Add OUT reguvok
6 dayseater: documentuvok
6 dayseater: Test more signalsuvok
6 dayseater:PC clock runs on neg clockuvok
6 dayseater: Use separate "zbuffer" moduleuvok
keeps code a bit cleaner
6 dayscounter: Add "count_enable" pinuvok
6 daysAdd zbuffer specuvok
remove "debug_bus"
6 dayseater: Add PC, fix signals for MEM/ADR, add readmeuvok
7 daysAdd RAM and RAM_ADR registeruvok
7 dayseater: Connect RAMuvok
7 dayseater: Include RAMuvok
7 days(System)Verilog: Be explicit about wire/logicuvok
7 dayseater: Use "actual -" for aluuvok
better synthesis?
7 daysAdd link to (S)Verilog datatypeuvok
7 dayseater: Extract computer testbenchuvok
7 dayseater_alu: Use 2complneg instead of subtractuvok
7 dayseater: Add ALUuvok
while doing so, add always_out port for regs
7 daysparser: Add support for bin,oct and fix hex numsuvok
7 daysparser:restart instead of errokuvok
parser needs to be in state 0 again to continue parsing.
7 daysadd deliberately broken exampleuvok
7 daysparse,lex: Make # separate tokenuvok
7 daysAdd exmple with equ directiveuvok
8 daysBetter tb for eater cpuuvok
8 daysAdd instruction registeruvok
8 daysallow capital letters start in symbol namesuvok
8 daysassembler: Avoid NoneErroruvok
check result
8 dayseater: reg data out en is asyncuvok
8 daysAdd 1st sketch of eater cpuuvok
8 dayshack: Fix verilator annotationuvok
8 daysFix issues, linting, use argparse, with other py exesuvok
8 daysFix name of assembler. usageuvok
8 daysEncapsulate parser, only access functionsuvok
9 daysRestructure asembler as packageuvok
9 daysrelative importsuvok
9 dayscb: lint1uvok
9 daysparser: lintuvok
9 daysassembler: lintuvok
9 daysMake assembler a moduleuvok
9 daysremove obsolete typeuvok
9 daysassembler: Implementuvok
no use in doing this in nice small commits
9 dayspt: Make field annotation cleareruvok
9 daysparser: use new typesuvok
9 dayslexer: ad missing mnemonicsuvok
9 dayssimple_ass_ Make encode method saferuvok
handle nop
9 daysparsetypes: Fix hierarchy and rename as sep fileuvok
10 daysStart PLY assembleruvok
10 daysCreate errorinstruction from instructionuvok
10 daysFix syntax/ctor error in parseruvok
10 daysrename current parseruvok
10 daystype annotations, top-level return...uvok
... pull put/distribute rules to avoid handling vararg, add line numbers