| Age | Commit message (Collapse) | Author |
|
also, remove testing output
|
|
same aswith the others
|
|
|
|
iverilog syntax error (needs space)
timing
use logic,
|
|
|
|
use negedge timing
|
|
needed data valid signal
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
no idea for what purpose.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
param instantiation
|
|
- use instantiation parameter instead of defparam
- avoid duplicate name (module/output)
|
|
|
|
|
|
split blocks.
Better separate counting/sending logic.
|
|
|
|
|
|
|
|
|
|
also, don't use blocking assignments
|
|
start clock out data right away.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
support g2012 for assertions
|