index
:
fpga-exper
main
FPGA experiments
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
32 hours
debounce: Increment clk_count in else block
uvok
32 hours
Use triple-equal for equality
uvok
32 hours
Add comment/docu
uvok
32 hours
Add working toggle implementation
uvok
33 hours
docu
uvok
33 hours
debounde: implement
uvok
34 hours
prepare debouncer
uvok
34 hours
Add template files
uvok
34 hours
make: make yosys-dep quit, add nextpnr_opts
uvok
35 hours
Update README
uvok
36 hours
Improve testbench
uvok
36 hours
dd first version of testbench
uvok
37 hours
Add simulation targets
uvok
37 hours
makefile: centralize nextpnr args
uvok
2 days
Note that led_toggle is a bouncy variant
uvok
2 days
Use variables for device and family
uvok
2 days
Add clock constraints file
uvok
2 days
led: rename vars to make more sense
uvok
2 days
toggl: Fix state of 5fth LED
uvok
2 days
Add error for "used but no driver"
uvok
2 days
Add working LED example
uvok
2 days
yosys: Use less specialized regex for error
uvok
2 days
Questions
uvok
2 days
Make conflicting drivers an error
uvok
2 days
Use yosys for dep generation after all
uvok
2 days
Write my own dep resolve script
uvok
3 days
Remove explicit synth and deps rule
uvok
3 days
makefile: Finally fix makefiles?
uvok
3 days
makefile: Try fix dep rule
uvok
3 days
Massiely reorganize makefile
uvok
3 days
Fix flash target to use PROGRAM variable
uvok
3 days
Add non-working LED example
uvok
3 days
Use localparam for divisor
uvok
3 days
Document clock freq
uvok
3 days
add show command
uvok
3 days
add readme
uvok
3 days
clkdiv: output must be a register
uvok
3 days
Don't write to persistant flash
uvok
3 days
Adjst Makefile
uvok
3 days
Make clock divider separate module
uvok
4 days
Write placed and routed SVGs
uvok
4 days
Use pattern
uvok
4 days
Add FPGA basics
uvok