index
:
fpga-exper
main
FPGA experiments
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
Makefile
Age
Commit message (
Expand
)
Author
13 days
linting, use different naming
uvok
13 days
make: shut up gtkwave
uvok
14 days
make,verilator: Use 4 make jobs
uvok
14 days
make: make verilator quiet
uvok
2025-12-28
make: Add rules for verilator simulation
uvok
2025-12-28
makefile: specify dumpfile on cmdline
uvok
2025-12-27
Add verilator linting
uvok
2025-12-26
make: Add flags to iverilog
uvok
2025-12-26
make: make yosys-dep quit, add nextpnr_opts
uvok
2025-12-26
Add simulation targets
uvok
2025-12-26
makefile: centralize nextpnr args
uvok
2025-12-25
Use variables for device and family
uvok
2025-12-25
Add clock constraints file
uvok
2025-12-25
Add error for "used but no driver"
uvok
2025-12-25
yosys: Use less specialized regex for error
uvok
2025-12-25
Make conflicting drivers an error
uvok
2025-12-25
Use yosys for dep generation after all
uvok
2025-12-25
Write my own dep resolve script
uvok
2025-12-25
Remove explicit synth and deps rule
uvok
2025-12-25
makefile: Finally fix makefiles?
uvok
2025-12-25
makefile: Try fix dep rule
uvok
2025-12-25
Massiely reorganize makefile
uvok
2025-12-25
Fix flash target to use PROGRAM variable
uvok
2025-12-24
add show command
uvok
2025-12-24
Don't write to persistant flash
uvok
2025-12-24
Adjst Makefile
uvok
2025-12-24
Write placed and routed SVGs
uvok
2025-12-23
Use pattern
uvok
2025-12-23
Add FPGA basics
uvok