| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2026-01-26 | eater: Add cond jump | uvok | |
| 2026-01-22 | eater: PC inc included, decode on negedge | uvok | |
| Some cycles can be saved. As previously (wrongly) committed, the PC can be incremented early, but the decoder needs to do this "early", so as now implemented, on the falling clock adge already. | |||
| 2026-01-22 | Implement JMP | uvok | |
| and get rid of arbitrary run limitation. | |||
| 2026-01-22 | Implement LDI | uvok | |
| 2026-01-22 | Implement STA | uvok | |
| 2026-01-21 | Document SUB command | uvok | |
| 2026-01-21 | eater: Use correct opcodes | uvok | |
| I was off-by-one? | |||
| 2026-01-21 | Explain separate PC++ state | uvok | |
| need to get correct next state, once INS is loaded. | |||
| 2026-01-19 | Add halt state and flag | uvok | |
| 2026-01-19 | eater: Combine counting in prev. state | uvok | |
| save 1 cycle, as explained in video. also, only print lo->hi clk states to term. | |||
| 2026-01-18 | eater: update docs | uvok | |
| 2026-01-17 | eater: Add PC, fix signals for MEM/ADR, add readme | uvok | |
 |
index : fpga-exper | |
| FPGA experiments |
| summaryrefslogtreecommitdiff |