index
:
fpga-exper
main
FPGA experiments
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
nandgame
Age
Commit message (
Expand
)
Author
3 days
disas, c: Fix compilation, missing header
uvok
3 days
makefile: Add instruction for simulated PC
uvok
4 days
Add cmp instruction
uvok
4 days
disas: endianness
uvok
4 days
cb: specify endianness via arg
uvok
5 days
fix endianness of binary creator
uvok
5 days
Use gen'ed disaas
uvok
5 days
add LLM-gened disas
uvok
5 days
view result register
uvok
5 days
add computer launcher
uvok
5 days
py: Add single-instruction disas
uvok
5 days
disas: Fix for ye olde pyhton
uvok
5 days
Annozate stuff for verilator
uvok
5 days
Documentation
uvok
6 days
disas: Fix fixups
uvok
6 days
test bench for comb_mem
uvok
6 days
use full address space
uvok
6 days
make: Use variables for suffixes
uvok
6 days
include guards
uvok
7 days
disas: Canonocalize AND dest, #0... to mov
uvok
7 days
Canonicalize ops
uvok
7 days
Nicer disas output
uvok
7 days
Improve assembler syntax
uvok
8 days
docu
uvok
8 days
createbin: avoid reserved bits
uvok
8 days
Add disas tests
uvok
8 days
finish disassembler
uvok
8 days
finish disasseembler
uvok
8 days
disas: move arg check in main
uvok
8 days
black format
uvok
8 days
disas: lowercase ops, arg decode
uvok
8 days
decode op and jumps
uvok
8 days
Start by bin creator and disassembler
uvok
8 days
ins: Add flags to docu
uvok
8 days
finish instruction decoder testbench
uvok
9 days
document nandgame/HACK
uvok
9 days
id testbench
uvok
9 days
Rename variables to be more clear, document
uvok
10 days
prepare instruction decode tb
uvok
10 days
Add nandgame computer
uvok
10 days
Fix verilator multi-module warning
uvok
10 days
docu
uvok
10 days
finish instruction decoder
uvok
11 days
add instruction decoder
uvok
11 days
fix verilator fuckup
uvok
11 days
try to implement comb_mem
uvok
11 days
don't delete vvp files
uvok
11 days
fix cunter, add testbench
uvok
11 days
Add counter
uvok
11 days
Add nandgame condition check
uvok
[prev]
[next]