| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 3 days | move stuff around | uvok | |
| 11 days | tbs: remove e empty parens | uvok | |
| 13 days | linting, use different naming | uvok | |
| use _tb.v instead of .tb.v, to stop verilator from shouting the module name doesn't match | |||
 |
index : fpga-exper | |
| FPGA experiments |
| summaryrefslogtreecommitdiff |
path: root/par_to_ser_tb.v