From 47c26f27b8be4c6c22ed81f701f1b25072bb3341 Mon Sep 17 00:00:00 2001
From: uvok
Date: Fri, 16 Jan 2026 18:22:10 +0100
Subject: (System)Verilog: Be explicit about wire/logic

---
 playground/tst_delay.v | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

(limited to 'playground/tst_delay.v')

diff --git a/playground/tst_delay.v b/playground/tst_delay.v
index c4017bd..6d2c420 100644
--- a/playground/tst_delay.v
+++ b/playground/tst_delay.v
@@ -1,8 +1,8 @@
 `timescale 1us/1us
 
 module tst_delay (
-  input clk_i,
-  input data_i,
+  input wire clk_i,
+  input wire data_i,
   output reg data_o
 );
 
-- 
cgit v1.2.3