`timescale 1us/1us

module template (
  input wire rst_i,
  input wire clk_i
);

always @(posedge clk_i or negedge rst_i) begin
  if (!rst_i) begin
    
  end
end

endmodule