module tst_delay (
  input clk_i,
  input data_i,
  output reg data_o
);

initial begin
  data_o = 0;
end

always @(posedge clk_i) begin
  data_o <= data_i;
end

endmodule