blob: 1445c46f5434da645134e8405f0b0746fb94eb66 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
Learnings:
- Anything that needs to "store" a state must be a reg?
=> wire's can't be assigned in always blocks, yosys complains
- regs must not lead to wires? (unsure where I read that)
- https://blog.waynejohnson.net/doku.php/verilog_wire_and_reg
-> wires of an outer module can be connecting to an inner module.
-> reg can be input to an inner module
-> regs can't be outputs
- Clock on the tang9k is 27 MHz
Questions:
- Why do so many examples use always @(posedge clk or nededge rst).
i.e., why is the clk always included?
- "async reset" - asynchronous events might be missed, and they
don't work well with clocked registers.
- Does yosys and other tools "automatically" determine the
"perfect" wire/register (bus) width if I just specify e.g.
wire BLA = 1374;
?
|
