debounce.v


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

module debounce (
  input rst_i,
  input clk_i,
  input signal_i,
  output reg signal_o
);

always @(posedge clk_i or negedge rst_i) begin
  if (!rst_i) begin
    
  end
  signal_o <= signal_i;
end

endmodule