eater_cpu/eater_alu.sv


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17

// represents the Ben Eater 8bit computer - ALU

`timescale 1us/1us

module eater_alu (
    input clk_in,
    input en_output_in,

    input [7:0] A_in,
    input [7:0] B_in,

    output [7:0] bus_out
);

assign bus_out = en_output_in ? 0 : 8'bz;
    
endmodule