1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
|
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: main() simulation loop, created with --main
#include "Vcomputer.h"
#include "Vcomputer___024root.h"
#include "Vcomputer_alu.h"
#include "Vcomputer_computer.h"
#include "Vcomputer_instruction_decode.h"
#include "Vcomputer_my_mem__D10_DB10000.h"
#include "verilated.h"
#include <cinttypes>
#include <cstdint>
#include <cstdio>
#include <sched.h>
#define TICKS_PER_INS 2
#define NCUR 1
#include "../assembler/disas.h"
#define NCUR_OFFSET 3
#if NCUR
#include <ncurses.h>
#define NCUR_DELAY_MS 100
#define NCUR_X 5
#define PRINT_ME(x, y, ...) \
{ \
mvprintw(x, y, __VA_ARGS__); \
}
#define PRINT_NEXT() \
{ \
refresh(); \
napms(NCUR_DELAY_MS); \
}
#else
#define PRINT_ME(x, y, ...) \
{ \
printf("%*s", x, ""); \
printf(__VA_ARGS__); \
printf("\n"); \
}
#define PRINT_NEXT() \
{ \
puts("-----"); \
}
#endif
//======================
enum class StepPosition_t { BEFORE_EVAL, AFTER_EVAL };
void draw_ui(const std::unique_ptr<Vcomputer> &topp, uint64_t &i,
StepPosition_t sp) {
uint16_t opcode = topp->computer->PC_content_int;
PRINT_ME(1, 1, "Step: %10d \b%c", i,
sp == StepPosition_t::BEFORE_EVAL ? 'A' : 'B');
PRINT_ME(1 + NCUR_OFFSET, NCUR_X,
"CLK1: %4d\tPC: @0x%04X\tINS: 0x%04X\tHLT: %d", topp->clk_in,
// wrong
// topp->computer->clk_in,
topp->computer->PC_addr_int, opcode, topp->halt);
auto insline = print_decoded(opcode, true);
PRINT_ME(3 + NCUR_OFFSET, NCUR_X, "%-80s", insline.c_str());
// keep old state
if (topp->halt)
return;
PRINT_ME(5 + NCUR_OFFSET, NCUR_X,
"A: 0x%04X\tD: 0x%04X\tM: 0x%04X\tRES: 0x%04X",
topp->computer->reg_A_int, topp->computer->reg_D_int,
topp->computer->reg_pA_int, topp->computer->result_int);
PRINT_ME(6 + NCUR_OFFSET, NCUR_X,
"%9" PRId16 "\t%9" PRId16 "\t%9" PRId16 "\t%11" PRId16,
topp->computer->reg_A_int, topp->computer->reg_D_int,
topp->computer->reg_pA_int, topp->computer->result_int);
PRINT_ME(7 + NCUR_OFFSET, NCUR_X, "ALU");
PRINT_ME(8 + NCUR_OFFSET, NCUR_X, "X: %5" PRId16 "\tY: %5" PRId16,
topp->computer->CPU->my_alu->int_op_x,
topp->computer->CPU->my_alu->int_op_y)
PRINT_NEXT();
}
int main(int argc, char **argv, char **) {
// Setup context, defaults, and parse command line
Verilated::debug(0);
const std::unique_ptr<VerilatedContext> contextp{new VerilatedContext};
Verilated::traceEverOn(true);
contextp->threads(1);
contextp->commandArgs(argc, argv);
// Construct the Verilated model, from Vtop.h generated from Verilating
const std::unique_ptr<Vcomputer> topp{new Vcomputer{contextp.get(), ""}};
if (argc != 2) {
fprintf(stderr, "Usage: %.20s [filename]\n\n", argv[0]);
exit(-1);
}
puts("Start simulation.");
// topp->computer->clk_in = 0;
topp->clk_in = 0;
FILE *f = fopen(argv[1], "rb");
if (!f) {
fprintf(stderr, "Program file %.20s not found.\n", argv[1]);
exit(-1);
}
fseek(f, 0, SEEK_END);
long fpos = ftell(f);
fseek(f, 0, SEEK_SET);
size_t bytes_read =
fread(topp->computer->ROM->r_datastore.m_storage, 2, fpos / 2, f);
if (bytes_read * 2 != fpos) {
fputs("Couldn't read program file completely.", stderr);
exit(-1);
}
#if NCUR
initscr();
curs_set(0);
#endif
while (VL_LIKELY(!contextp->gotFinish()) && contextp->time() < 500) {
auto i = contextp->time();
draw_ui(topp, i, StepPosition_t::BEFORE_EVAL);
// Evaluate model
if (i != 0 && (i % TICKS_PER_INS) == 0) {
topp->clk_in = !topp->clk_in;
}
topp->eval();
// both bits 14 and 15 need to be set
if (topp->halt)
break;
draw_ui(topp, i, StepPosition_t::AFTER_EVAL);
// Advance time
contextp->timeInc(1);
}
#if NCUR
refresh();
#endif
PRINT_ME(10 + NCUR_OFFSET, 10, "Simulation finished.");
if (topp->halt) {
PRINT_ME(11 + NCUR_OFFSET, 10, "Halt encountered.");
} else if (!contextp->gotFinish()) {
PRINT_ME(11 + NCUR_OFFSET, 10, "Step count exceeded.");
} else {
PRINT_ME(11 + NCUR_OFFSET, 10, "Regular finish.");
}
if (VL_LIKELY(!contextp->gotFinish())) {
VL_DEBUG_IF(VL_PRINTF("+ Exiting without $finish; no events left\n"););
}
// for tracefile to properly show
for (int i = 0; i < 10; i++) {
contextp->timeInc(1);
topp->eval();
}
// Execute 'final' processes
topp->final();
// Print statistical summary report
// contextp->statsPrintSummary();
#if NCUR
getch();
endwin();
#endif
return 0;
}
|
