par_to_ser_to_ser.tb.v


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79

// converts back and forth
// parallel > serial > parallel

`timescale 1us/1us

module par_to_ser_tb (
);

reg clk_i;
reg rst_i;
reg data_valid_i;
reg [7:0] dat_i;
wire dat_o;
wire [7:0] dat_o2;

wire send_valid;

par_to_ser uut(
  .clk_i(clk_i),
  .rst_i(rst_i),
  .data_valid_i(data_valid_i),
  .dat_i(dat_i),
  .dat_o(dat_o),
  .dat_valid_o(send_valid)
);

ser_to_par uut2(
  .clk_i(clk_i),
  .rst_i(rst_i),

  .dat_valid_i(send_valid),
  .dat_i(dat_o),

  .dat_o(dat_o2),
  .dat_valid_o()
);

string filename;
initial begin
`ifdef DUMP_FILE_NAME
  filename=`DUMP_FILE_NAME;
`else
  filename="par_to_ser.lxt2";
`endif
  $dumpfile(filename); $dumpvars();
  clk_i <= 0;
  rst_i <= 1'b1;
  data_valid_i <= 1'b0;

  #1
  rst_i <= 1'b0;
  #1
  rst_i <= 1'b1;
end

always #10 clk_i = ~clk_i;

initial begin
  #37

  for (integer i = 0; i < 255; i++) begin
    // clock data in
    dat_i <= i;
    data_valid_i <= 1'b1;

    // wait 1 cycle
    #20
    data_valid_i <= 1'b0;

    // let module do its work
    #200
    assert(i == dat_o2);

  end

  $finish();
end

endmodule