blob: 0e34c58911246418c81496093c5d4b3ac63a129d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
|
`timescale 1us/1us
module fizzbuzz (
input [7:0] num_i,
output [7:0] num_o,
output fizz_o,
output buzz_o,
output fizzbuzz_o
);
wire is_fizz, is_buzz;
assign is_fizz = num_i % 3 == 0;
assign is_buzz = num_i % 5 == 0;
assign fizz_o = is_fizz && !is_buzz;
assign buzz_o = !is_fizz && is_buzz;
assign fizzbuzz_o = is_fizz && is_buzz;
assign num_o = (is_fizz || is_buzz) ? 0 : num_i;
endmodule
|
