1 2 3 4 5 6 7 8 9 10 11 12
module template ( input rst_i, input clk_i ); always @(posedge clk_i or negedge rst_i) begin if (!rst_i) begin end end endmodule