tst_delay.v


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17

`timescale 1us/1us

module tst_delay (
  input clk_i,
  input data_i,
  output reg data_o
);

initial begin
  data_o = 0;
end

always @(posedge clk_i) begin
  data_o <= data_i;
end

endmodule