summaryrefslogtreecommitdiff
path: root/_posts/2026-03-22-verilog-how-does-a-cpu-actually-work.md
diff options
context:
space:
mode:
Diffstat (limited to '_posts/2026-03-22-verilog-how-does-a-cpu-actually-work.md')
-rw-r--r--_posts/2026-03-22-verilog-how-does-a-cpu-actually-work.md2
1 files changed, 1 insertions, 1 deletions
diff --git a/_posts/2026-03-22-verilog-how-does-a-cpu-actually-work.md b/_posts/2026-03-22-verilog-how-does-a-cpu-actually-work.md
index 63d8951..539271e 100644
--- a/_posts/2026-03-22-verilog-how-does-a-cpu-actually-work.md
+++ b/_posts/2026-03-22-verilog-how-does-a-cpu-actually-work.md
@@ -7,7 +7,7 @@ date: 2026-03-22 16:55 +0100
description: How to write a CPU in Verilog
---
-{% include verilog.md %}
+{% include series_verilog.md %}
A.k.a. "What's a fetch-decode-execute" cycle?